Boltzmann tyranny poses a fundamental limit to lowering the energy dissipation of conventional MOS devices, a minimum increase of the gate voltage, i.e. 60 mV, is required for a 10-fold increase in drain-to-source current at 300 K. Negative Capacitance (NC) in ferroelectric materials is proposed in order to address this physical limitation of CMOS technology. A polarization destabilization in ferroelectrics causes an effective negative permittivity, resulting in a differential voltage amplification and a reduced subthreshold swing when integrated into the gate stack of a transistor. Recent demonstrations of negative capacitance concerned mainly n-type MOSFETs and their subthreshold slope. An effective technology booster should be capable of improving the performance of both n-and p-type transistors. In this work, we report a significant enhancement in both digital (subthreshold swing, on-current over off-current ratio, and overdrive) and analog (transconductance and current efficiency factor) FoM of commercial 28nm CMOS process by exploiting a PZT capacitor as the negative capacitance booster. Accordingly, a sub-thermal swing down to 10 mV/decade together with an enhanced current efficiency factor up to 10 5 V −1 is obtained in both n-and p-type 1 arXiv:1804.09622v2 [physics.app-ph]
MOSFETs at room temperature. The overdrive voltage is enhanced up to 0.45 V, leading to a supply voltage reduction of 50%.
Complementary Metal-Oxide-Semiconductor (CMOS) scaling will be eventually limited by the inability to remove the heat generated in the switching process. 1 The origin of this issue
can be traced back to the operation principle of the silicon CMOS devices governs by the non-scalability of thermal voltage (Boltzmann's tyranny). This results in preventing these devices to achieve a sub-60 mV/decade subthreshold slope (SS) at room temperature. The SS of a MOSFET is obtained by
where ψ s corresponds to the surface potential of the silicon channel. In a conventional MOSFET, the lower limit of the second term in RHS of (1) is (k B T /q)Ln (10) and cannot be any lower than 60 mV/decade at 300 K. Since V g is linked to ψ s through a capacitive voltage divider, the first term that is known as the body factor, m, is obtained as
exceeds one, thus limits the SS to 60 mV/decade at T=300 K. 2, 3 A sub-thermal swing can be achieved using the proposed negative capacitance (NC) of ferroelectric materials. 4, 5 Negative capacitance in ferroelectrics arises from the imperfect screening of the spontaneous polarization. Imperfect screening is intrinsic to semiconductor-ferroelectric and metal-ferroelectric interfaces due to their screening lengths. The physical separation of ferroelectric bound charges from the metallic screening charges creates a depolarizing field inside the ferroelectric and destabilizes the polarization. 6 Hence, intentionally destabilizing this polarization causes an effective NC that has been proposed as a way of overcoming the fundamental limitation on the power consumption of MOSFETs. [7] [8] [9] The negative capacitance, originating from the dynamics of the stored energy in a phase transition of ferroelectric materials, results in an internal voltage amplification in an MOS device when integrated into the gate stack. The concept of NC can be understood by considering the free energy of ferroelectrics.
A ferroelectric material is traditionally modeled using a double well energy landscape. The energy characteristic of a ferroelectric capacitor, depicted in Figure 1a , is calculated by
where P is the polarization, E ext is the externally applied electric field, and α, β, and γ are material dependent parameters. 5 In equilibrium, the ferroelectric resides in one of the wells, providing spontaneous polarization. The capacitance of a ferroelectric material can be determined by
which is positive at the wells considering the curvature of U F E vs. Q F E characteristic ( Figure   1a ). Nevertheless, the curvature is negative around the origin (Q F E = 0). More specifically, a ferroelectric material shows an effective NC while switching from one stable polarization state to the other one. 10 It should be remarked that NC refers to negative differential capacitance due to the small signal concept of the capacitance and relation between C F E and U F E (equation 3). The NC has been proven elusive for ferroelectrics in isolation and cannot be observed in experiments, exhibiting hysteretic jumps in the polarization (Figure 1b) . However, it has been confirmed that if the ferroelectric placed in-series with a positive capacitor of proper value, the NC segment can be stabilized. 11, 12 This NC region can be modeled by the state-of-the-art approach for modeling the dynamics of ferroelectric capacitors relying 
M OS ) while it is stabilized in the NC region.
13,14 Specifically, the series structure brings an abrupt increase in the differential charge in the internal node (V int ) by changing the gate voltage, thus providing a step-up voltage transformer. 15, 16 The internal gain of NC can be defined as
. Accordingly, an NC booster can provide an internal voltage amplification (β > 1) which results in a body factor reduction, i.e. 1/β, leading to the improvement of both analog and digital parameters of the transistor:
In order for NC to occur, the charge line of the baseline transistor is acquired to have an intersection with the negative slope of the polarization. 10 Otherwise, the device characteristic shows a hysteresis, corresponding to the coercive fields of the ferroelectric without performance boosting. 17 Additionally, to bring about the maximum enhancement in the non-hysteretic operation of an NC-FET, the negative value of C F E should be well-matched with C M OS (|C F E | = C M OS while C total > 0 in the whole range of operation). 16, 18 Generally, considering that the SS can be expressed as SS = (60mV /decade).(1+C M OS /C F E ), the transistor transfer characteristic becomes steep as |C F E | gets close to C M OS . However, a value of |C F E | too close to C M OS gives rise to the hysteretic behavior due to the instability of NC in the strong inversion regime. 19 Additionally, both C M OS and C F E are voltage-dependent, making it extremely challenging to fully satisfy the matching condition. Therefore, the ferroelectric's NC commonly partially gets stabilized, proposing a trade-off between the hysteretic behavior and the performance-boosting due to the NC effect ( Figure 2b ). With the validity of NC concept being experimentally established, 12, [20] [21] [22] [23] [24] it is now of paramount importance to understand the challenges involved in the design of NC-FETs, so that the steepness and hysteresis of the device characteristic can be optimized in both n-and p-type MOSFETs.
In this respect, a polycrystalline PZT capacitor is fabricated for thoroughly understanding the negative capacitance concept. It is then connected to various commercial MOSFETs, fabricated in 28 nm CMOS technology node. The hysteretic behavior of both n-and p-type NC-FETs is tuned imposing the proposed matching condition. Afterward, the impact of NC on the performance of conventional MOSFETs is investigated by measuring and analyzing the internal node voltage. Sub-thermal swing down to 10 mV/decade is observed in n-and p-type hysteretic NC-FETs. The paper reports and discusses the trade-off between the steepness of the subthreshold slope and the hysteresis, degrading the performance by reducing the hysteresis. The strong dependence of the NC effect on the source to drain electric field is also evidenced, reducing the impact by increasing the absolute value of V ds . Moreover, it is experimentally validated that a poly-domain ferroelectric capacitor in steady states cannot have more than one stable NC domain at the time, showing a different polarization characteristic from the expected S-shape of a single-domain ferroelectric.
Experimental results and discussion
As schematically shown in Figure 2a , n-type negative capacitance MOSFETs 
18,19
The undesirable hysteretic operation of NC-FETs can be alleviated with a better matching of the ferroelectric and MOS capacitances which ensures the C total > 0 stability condition in a wide range of the applied gate voltage. 31 Considering C −1
si , where C ox and C si correspond to the gate linear dielectric and silicon capacitances, the stability condition can be written as
In equation (6) 
p-type negative capacitance MOSFETs
The impact of the same NC booster on p-type commercial MOSFETs is also reported and discussed. The drain-to-source voltage was set at −0.9 V in all measurements performed in this part, otherwise mentioned. Figure 5 depicts the performance improvement that is obtained in a p-type NC-FET (W = 1 µm, L = 90 nm) using a PZT capacitor (40×40 µm 2 )
as an NC booster. The gate voltage swept from +3 V to −3 V and returns back to the initial bias by reverse sweep. Using the NC booster, similar to n-type NC-FETs, the internal voltage is enhanced and reached values greater than the applied gate voltage, so that a steep off -to-on transition of 10 mV/decade is realized over at least 4 orders of magnitude of the drain current (Figure 5a ). The NC condition is fulfilled in both forward and reverse sweeps so that a sub-thermal swing is demonstrated in both branches.
voltage ( Figure 5b) shows a considerable internal voltage amplification in the regions where the ferroelectric capacitor provides a clear S-shape negative slope of the polarization ( Figure   5c ). The g m /I d FoM is also significantly enhanced, reaching a peak of 10 5 V −1 (Figure 5d ). (ii) a multi-domain ferroelectric can hold one negative capacitance domain at a time. 33 As a result, the manifested polarization characteristic of the multi-domain ferroelectric is different from the S-shaped curve which is expected for a single-domain ferroelectric. Therefore, each domain shows a separate NC region independent of the other one (see Figure 6c) , which was also expected from dV int /dV g vs. V g curve where two individual peaks of the voltage amplification were clearly observed. Figure 5d illustrates the current efficiency enhancement with a maximum value of 400 V −1 . Figure 5f investigates the impact of the drain-to-source voltage, |V sd |, on the input transfer characteristic of the same NC-FET. Besides the common effect of V sd on the level of the drain current, it is evidenced that the NC-FET under lower lateral electric field provides a more effective NC effect and hence, a steeper off -to-on transition. This is due to the fact that V ds affects the accessible region of the ferroelectric S-curve polarization during the NC-FET operation. An SS of 5 mV/decade is achieved at a V ds of 0.5 V. The off -to-on transition of NC-FETs with reduced hysteresis (both nand p-type devices) is not as steep as one of the large hysteresis devices, confirming the proposed theory that a trade-off is needed between the steepness and hysteretic behavior.
31
A ferroelectric capacitor that implies a too effective NC results in a large hysteresis together with a sharp transition. Although a super steep switching device is compelling, however, it is not appealing since the reduction of SS is accompanied with a remarkable hysteresis. off -to-on transition. It is also experimentally evidenced that a poly-domain ferroelectric cannot have more than one NC domain at a time and shows a zig-zag characteristic.
Conclusion

